Talk:Random-access memory
| This is the talk page for discussing improvements to the Random-access memory article. This is not a forum for general discussion of the subject of the article. |
Article policies
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
| This It is of interest to the following WikiProjects: | |||||||||||||||||||||
| |||||||||||||||||||||
Whither BORAM?
[edit]There used to be a fair amount of Block Oriented Random Access Memory (BORAM) literature, but I can't find anything in wiki on them. Basically, a BORAM is a RAM with a huge word size; typically, a page. At first glance it would appear that contemporary removable storage devices are using this technology. So is this just a change in nomenclature, or have they gone away? Should they be mentioned in this article? -- Shmuel (Seymour J.) Metz Username:Chatul (talk) 16:33, 10 July 2025 (UTC)
- no they haven't gone away, I remember a lot of talk about doing sequential access, and I think vaguely that the sequential access in DDR JEDEC standard allows block-based lookups to be initiated "ahead of when the result is needed". doing a bit of guess-work / reverse-engineering I think what is happening is that DRAM chips do RAID-like "striping" (RAID0?( so the speed of "blocks" which never went above 100 mhz can APPEAR to be much faster... but only if they are accessed sequentially. answering a bit more directly: the clue should be that JEDEC is a closed and secretive standards organisation.... Lkcl (talk) 00:26, 6 August 2025 (UTC)
- found the term - Interleaved_memory a sort-of RAID striping. Lkcl (talk) 04:46, 6 August 2025 (UTC)
- note that the interleaving described there is going on inside the DRAM IC, to the extent that wires in both the SDRAM and DRAM ICs are actually named "Bank". but i expect a much finer grain of interleaving, i mean you have to. you simply cannot get 100mhz blocks to do 800mhz 1033mhz 2666mhz etc etc no matter how much you wish it to be possible. Lkcl (talk) 04:51, 6 August 2025 (UTC)
OpenRAM and other efforts
[edit]i saw a few years ago that projects such as OpenRAM had managed to get the underlying block speed of RAM up to 150 mhz. the proprietary DRAM industry has been keeping the core block rate artificially at 100 mhz for decades. Lkcl (talk) 00:29, 6 August 2025 (UTC)
Semi-protected edit request on 11 September 2025
[edit]This edit request has been answered. Set the |answered= parameter to no to reactivate your request. |
Fix spelling mistake 'Ofte,n' to 'Often' in the third paragraph under the 'Addressing' heading. 167.103.80.178 (talk) 06:44, 11 September 2025 (UTC)
- C-Class level-4 vital articles
- Wikipedia level-4 vital articles in Technology
- C-Class vital articles in Technology
- C-Class Computing articles
- Mid-importance Computing articles
- C-Class Computer hardware articles
- High-importance Computer hardware articles
- C-Class Computer hardware articles of High-importance
- All Computing articles
- C-Class Technology articles
- WikiProject Technology articles
