Jump to content

File:4-bit asynchronous BCD counter overflow timing.jpg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
From Wikipedia, the free encyclopedia

Original file (1,356 × 1,208 pixels, file size: 181 KB, MIME type: image/jpeg)

Summary

Description
English: 4-bit asynchronous BCD counter overflow timing diagram
Date
Source Own work
Author Lambtron

Timing diagram of a 4-bit asynchronous BCD up-counter during overflow, illustrating how the output passes through invalid states as the count transitions from decimal 9 to 0.

Licensing

I, the copyright holder of this work, hereby publish it under the following license:
w:en:Creative Commons
attribution share alike
This file is licensed under the Creative Commons Attribution-Share Alike 4.0 International license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
  • share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.

Captions

4-bit asynchronous BCD counter overflow timing diagram

Items portrayed in this file

depicts

22 May 2025

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current07:56, 22 May 2025Thumbnail for version as of 07:56, 22 May 20251,356 × 1,208 (181 KB)LambtronUploaded own work with UploadWizard

The following page uses this file:

Metadata