Jump to content

Related changes

← Tejas and Jayhawk

Enter a page name to see changes on pages linked to or from that page. (To see members of a category, enter Category:Name of category). Changes to pages on your Watchlist are shown in bold with a green bullet. See more at Help:Related changes.

Recent changes options Show last 50 | 100 | 250 | 500 changes in last 1 | 3 | 7 | 14 | 30 days
Hide registered users | Hide unregistered users | Hide my edits | Show bots | Hide minor edits | Show page categorization | Show Wikidata | Hide probably good edits
Show new changes starting from 02:16, 17 April 2025

Namespace:	Invert selection Associated namespace
Tag filter:	Invert selection
Page name:	Show changes to pages linked to the given page instead

List of abbreviations (help):

D: Edit made at Wikidata
r: Edit flagged by ORES
N: New page
m: Minor edit
b: Bot edit
(±123): Page byte size change
: Temporarily watched page

17 April 2025

diffhist Template:Intel processors 00:37 +53 WikiWikiPhil talk contribs (Add missing past and current microarchitectures)

16 April 2025

diffhist List of Intel Xeon processors 21:07 −6 95.24.54.109 talk (→Pentium III Xeon)
diffhist List of Intel Xeon processors 21:06 +40 95.24.54.109 talk (→NetBurst-based)
diffhist List of Intel Xeon processors 20:29 +20 95.24.54.109 talk (→P6-based)
diffhist m Intel DX2 19:36 +567 Rjluna2 talk contribs (Added 66-MHz version of Intel486 DX2 information and its reference.)

15 April 2025

diffhist m Arrow Lake (microprocessor) 23:42 −35 AP 499D25 talk contribs (Reverted good-faith edits by User:198.103.109.141: The Wikipedia MoS, specifically MOS:COMPUNITS, says not to use IEC prefixes for cache and memory sizes.) Tag: Rollback
diffhist m Lunar Lake 23:42 −30 AP 499D25 talk contribs (Reverted good-faith edits by User:198.103.109.141: The Wikipedia MoS, specifically MOS:COMPUNITS, says not to use IEC prefixes for cache and memory sizes.) Tag: Rollback
diffhist m List of Intel Core 2 processors 18:00 0 ArguaBILL talk contribs (←Redirected page to List of Intel Core processors#Core 2) Tag: New redirect
diffhist m List of Intel Core 2 processors 18:00 +7 ArguaBILL talk contribs (←Removed redirect to List of Intel Core processors) Tag: Removed redirect
diffhist Microprocessor 14:25 −4 AwerDiWeGo talk contribs (→Intel 4004 (1971): Corrected another instance of Help:CS1 errors#missing_periodical.)
diffhist Microprocessor 13:43 −3 AwerDiWeGo talk contribs (Corrected an instance of Help:CS1 errors#missing_periodical.)
diffhist UEFI 11:12 +47 34grtvq talk contribs (Fix false information related to how UEFI drivers are signed. This information is present in the UEFI specification.) Tag: Visual edit
diffhist Larrabee (microarchitecture) 05:55 +1 2a07:7840:0:100:c6d6:a1d:ae8b:4a70 talk (→Comparison with the Cell broadband engine)
diffhist Larrabee (microarchitecture) 05:54 +2 2a07:7840:0:100:c6d6:a1d:ae8b:4a70 talk (→Comparison with the Cell broadband engine)
diffhist m List of Intel Celeron processors 00:58 +24 Bruce1ee talk contribs (fixed lint errors – missing end tag)

14 April 2025

diffhist List of Intel Celeron processors 22:42 +30 95.24.57.94 talk (→"Alder Lake-U" (Intel 7))
diffhist List of Intel Celeron processors 22:29 +1 95.24.57.94 talk (→"Alder Lake-U" (Intel 7))
diffhist List of Intel Celeron processors 22:15 −1 95.24.57.94 talk (→"Sandy Bridge" (32 nm))
diffhist List of Intel Celeron processors 21:33 +3 95.24.57.94 talk (→"Clarkdale" (MCP, 32 nm))
diffhist List of Intel Celeron processors 21:22 +6 95.24.57.94 talk (→"Arrandale" (MCP, 32 nm))
diffhist List of Intel Celeron processors 21:05 −8 95.24.57.94 talk (→"Alder Lake-U" (Intel 7))
diffhist m Broadwell (microarchitecture) 20:47 +123 Black olorin talk contribs (→Server CPUs) Tag: Visual edit
diffhist Lunar Lake 20:10 +30 198.103.109.141 talk (Use correct IEC binary prefixes) Tag: Reverted
diffhist Arrow Lake (microprocessor) 20:05 +35 198.103.109.141 talk (Use correct IEC binary prefixes) Tag: Reverted
diffhist List of Intel Celeron processors 19:43 −124 95.24.57.101 talk (→"Alder Lake" (Intel 7))
diffhist List of Intel Celeron processors 19:35 −2 95.24.57.101 talk (→"Jasper Lake" (10 nm))
diffhist List of Intel Celeron processors 19:27 +16 95.24.57.101 talk (→"Arrandale" (MCP, 32 nm){{anchor|"Arrandale" (standard-voltage, 32 nm)|"Arrandale" (ultra-low voltage; 32 nm)}})
diffhist List of Intel Celeron processors 19:10 +1 95.24.57.101 talk (→"Jasper Lake" (10 nm))
diffhist List of Intel Celeron processors 18:56 −140 95.24.57.101 talk (→"Alder Lake-U" (Intel 7))
diffhist List of Intel Celeron processors 18:44 −109 95.24.57.101 talk (→"Alder Lake-U" (Intel 7))
diffhist m Alder Lake 18:04 −4 Aadirulez8 talk contribs (v2.05 - Auto / Fix errors for CW project (Template value ends with break)) Tag: WPCleaner
diffhist Intel Graphics Technology 16:30 −5 109.252.171.64 talk (→Arc Alchemist Tile GPU (Gen12.7))
diffhist X86 06:38 −5 RickyCourtney talk contribs Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist COMDEX 04:35 −4 Wamalotpark talk contribs (MOS:GEOLINK) Tag: Visual edit

13 April 2025

diffhist Pentium OverDrive 20:47 +16 JWiki2151 talk contribs Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist Pentium OverDrive 20:44 +73 JWiki2151 talk contribs (→Socket 8: Updated citation) Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist Pentium Pro 20:43 +27 JWiki2151 talk contribs (→Upgrade paths) Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist Pentium Pro 20:42 +89 JWiki2151 talk contribs (Filled in 2 bare reference(s) with reFill 2) Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist Pentium Pro 20:40 +72 JWiki2151 talk contribs (→Upgrade paths) Tags: Mobile edit Mobile web edit Advanced mobile edit
diffhist X86-64 14:52 −2 2600:1007:b056:d710:e979:d554:582c:5cdd talk (→Real mode) Tags: Mobile edit Mobile web edit
diffhist X86-64 14:52 −2 2600:1007:b056:d710:e979:d554:582c:5cdd talk (→Protected mode) Tags: Mobile edit Mobile web edit
diffhist Intel Core (microarchitecture) 14:40 −28 Purplneon486 talk contribs (→top)
diffhist CPU cache 09:40 +151 Mayukh Bejoy talk contribs (Mention other CPU implementations with a similar L1i cache size to Apple M-series. Also mention that the 192KiB is for L1i cache size.) Tag: Visual edit

12 April 2025

diffhist Module:Citation/CS1/Identifiers 14:06 +11 Trappist the monk talk contribs
diffhist Module:Citation/CS1/Identifiers 13:55 0 Trappist the monk talk contribs
diffhist Module:Citation/CS1 13:48 +5,157 Trappist the monk talk contribs (sync from sandbox;)
diffhist Module:Citation/CS1/Configuration 13:48 +1,788 Trappist the monk talk contribs (sync from sandbox;)
diffhist Module:Citation/CS1/Identifiers 13:48 +555 Trappist the monk talk contribs (sync from sandbox;)
diffhist Module:Citation/CS1/COinS 13:48 +171 Trappist the monk talk contribs (sync from sandbox;)

11 April 2025

diffhist Intel 8008 10:18 +19 Gah4 talk contribs (add bootstrap load to the silicon gate technology, as the references note.)

Retrieved from "https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Tejas_and_Jayhawk"