SHA instruction set
Intel SHA Extensions are set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. It was introduced in 2013.
There are seven new SSE-based instructions, four supporting SHA-1 and three for SHA-256:
SHA1RNDS4,SHA1NEXTE,SHA1MSG1,SHA1MSG2SHA256RNDS2,SHA256MSG1,SHA256MSG2
x86 architecture processors
Intel
The following Intel processors support SHA instruction set:
- Intel Goldmont (and later Atom microarchitectures) processors.[1]
- Intel Ice Lake (and later) processors.[2]
- Intel Rocket Lake (and later) processors.
AMD
Several AMD processors support SHA instruction set:
References
- ^ "Goldmont - Microarchitectures - Intel - WikiChip". en.wikichip.org. Retrieved 2020-06-26.
- ^ "Ice Lake (client) - Microarchitectures - Intel - WikiChip". en.wikichip.org. Retrieved 2020-06-26.
- ^ "Zen - Microarchitectures - AMD - WikiChip". en.wikichip.org. Retrieved 2020-06-26.
External links
- New Instructions Supporting the Secure Hash Algorithm on Intel® Architecture Processors
- Intel Instruction Set Architecture Extensions
- "Intel Architecture Instruction Set Extensions Programming Reference" (PDF). Archived from the original (PDF) on 2013-09-29., Chapter 8
 | This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |