Multi-cycle processor
 | This article, Multi-cycle processor, has recently been created via the Articles for creation process. Please check to see if the reviewer has accidentally left this template after accepting the draft and take appropriate action as necessary.
Reviewer tools: Inform author |
The Wikibook Microprocessor Design has a page on the topic of: Multi Cycle Processors
A multi-cycle processor is a processor that carries out one instruction over multiple clock cycles, often without starting up a new instruction in that time (as opposed to a pipelined processor).[1][2][3][4]
See also
- Single-cycle processor, a processor executing (and finishing) one instruction per clock cycle
References
- ^ Harris (2016). Digital Design and Computer Architecture ARM Edition. Elsevier. pp. 7.3 – 7.5. ISBN 978-0-12-800056-4.
- ^ "Multi-cycle MIPS Processor" (PDF). System Security Group, ETH Zurich. Zürich, Switzerland: ETH Zurich.
- ^ "Lecture 9: Processor design – multi cycle" (PDF). School of Informatics :The University of Edinburgh. Edinburgh , Scotland: University of Edinburgh.
- ^ "ESE 545: Computer Architecture: Designing a Multicycle Processor" (PDF). Electrical and Computer Engineering - Stony Brook University. Stony Brook, New York: Stony Brook University.
 | This computing article is a stub. You can help Wikipedia by expanding it. |
| This article, Multi-cycle processor, has recently been created via the Articles for creation process. Please check to see if the reviewer has accidentally left this template after accepting the draft and take appropriate action as necessary.
Reviewer tools: Inform author |