Jump to content

System Power Management Interface

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Monkbot (talk | contribs) at 19:33, 21 October 2019 (top: Task 16: replaced (0×) / removed (1×) deprecated |dead-url= and |deadurl= with |url-status=;). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

The System Power Management Interface (SPMI) is a high-speed, low-latency, bi-directional, two-wire serial bus suitable for real-time control of voltage and frequency scaled multi-core application processors and its power management of auxiliary components. SPMI obsoletes a number of legacy, custom point-to-point interfaces and provides a low pin count, high-speed control bus for up to 4 master and 16 slave devices.[1] SPMI is specified by the MIPI Alliance (Mobile Industry Process Interface Alliance).

References

  1. ^ "Add support for the System Power Management Interface (SPMI)".