Jump to content

Fast interrupt request

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Tom.Reding (talk | contribs) at 22:58, 1 October 2019 (Category:CS1 errors: deprecated parameters: migrate 1/1 |dead-url= to |url-status=; minor cleanup; WP:GenFixes on). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Fast Interrupt Requests (FIQs) are a specialized type of Interrupt Request, a standard technique used in computer CPUs to deal with events which need to be processed as they occur such as receiving data from a network card, or keyboard or mouse actions. FIQs are specific to the ARM CPU architecture, which supports two types of interrupts; FIQs for fast, low latency interrupt handling and Interrupt Requests (IRQs), for more general interrupts.[1][2]

An FIQ takes priority over an IRQ in an ARM system. Also, only one FIQ source at a time is supported. This helps reduce interrupt latency as the interrupt service routine can be executed directly without determining the source of the interrupt. A context save is not required for servicing an FIQ since it has its own set of banked registers. This reduces the overhead of context switching.

References

  1. ^ "Archived copy". Archived from the original on 2008-05-17. Retrieved 2014-02-10.{{cite web}}: CS1 maint: archived copy as title (link)
  2. ^ https://www.marilynwolf.us/CaC3e/