Jump to content

ARM System-on-Chip Architecture

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Monkbot (talk | contribs) at 02:27, 27 September 2019 (top: Task 16: replaced (3×) / removed (0×) deprecated |dead-url= and |deadurl= with |url-status=;). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

ARM System-on-Chip Architecture
2nd edition cover
AuthorSteve Furber
LanguageEnglish
Publication date
2000 (2nd ed.)
Publication placeUnited Kingdom
Media typePrint
ISBN0201675196
OCLC44267964

ARM System-on-Chip Architecture is a book detailing the system-on-chip ARM architecture, as a specific implementation of reduced instruction set computing.[1] It was written by Steve Furber, who co-designed the ARM processor with Sophie Wilson.[2]

The book's content covers the architecture, assembly language programming, support mechanisms for high-level programming languages, the instruction set and the building of operating systems. The Thumb instruction set is also covered in detail.[3]

It has been cited in numerous academic papers,[4] and has been recommended to those working in the development of embedded systems.[5]

References

  1. ^ Nikolaidis, I. (November–December 2000). "ARM System-On-Chip Architecture, 2nd Edition". IEEE Network. 14 (6). IEEE: 4. doi:10.1109/MNET.2000.885658. Retrieved 7 March 2012.
  2. ^ Bouman, Amber (1 March 2011). "The 15 Most Important Women in Tech History". Maximum PC. Archived from the original on 7 December 2013. Retrieved 2 October 2012.
  3. ^ "ARM System-on-Chip Architecture". University of Manchester. Archived from the original on 13 September 2012. Retrieved 10 January 2014.
  4. ^ ARM System-on-Chip Architecture. Association for Computing Machinery. 2000. ISBN 9780201675191. Retrieved 7 March 2012. {{cite book}}: |work= ignored (help)
  5. ^ "ECE 69500 - System-on-chip Design". Purdue University. Archived from the original on 10 January 2014. Retrieved 10 January 2014.