Talk:X86 Bit manipulation instruction set
Appearance
This is the talk page for discussing improvements to the X86 Bit manipulation instruction set article. This is not a forum for general discussion of the article's subject. |
Article policies
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
![]() | Computing C‑class Mid‑importance | |||||||||
|
Unnamed section
I cant understand the wording of the description of item 1 in the table under BMI1, The reference uses the same wording, although it does not make sense Matthias291999 (talk) 01:14, 23 January 2016 (UTC)
- The description of ANDN? Or the comment about about CPUID? Carewolf (talk) 11:45, 26 January 2016 (UTC)
"Only AMD has produced processors supporting only BMI1 without BMI2"
This is misleading. The Intel Xeon E3-1230 v2 supports neither BMI1 nor BMI2 according to its specs, but it does support all of the operations included in BM1. So it effectively supports BMI1 but not BMI2.