Jump to content

Verilog-A

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Wdkc (talk | contribs) at 08:31, 20 November 2006. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of Verilog-AMS.

Verilog-A was created out of a need to standardize the Spectre behavioral language in face of competion from VHDL (an IEEE standard) which was absorbing analog capability from other languages (e.g. MAST). Open Verilog International (OVI, the body that originally standardized Verilog) agreed to supporting the standardization provided it was part of a plan to create Verilog-AMS - a single language covering both analog and digital design. Verilog-A was an all-analog subset of Verilog-AMS that was the first phase of the project.

Unfortunately there was considerable delay between the first Verilog-A LRM and the full Verilog-AMS, and in that time Verilog moved to the IEEE, leaving Verilog-AMS behind at Accellera so the original goal of a single language standard is still to be achieved.

See Also

Retrieved from "https://en.wikipedia.org/w/index.php?title=Verilog-A&oldid=88975676"