Jump to content

User:JebStuartEldridge/sandbox

From Wikipedia, the free encyclopedia
This is the current revision of this page, as edited by Marchjuly (talk | contribs) at 04:30, 8 November 2018 (Removed non-free file being used in the user namespace per WP:NFCC#9 and WP:UP#Non-free files). The present address (URL) is a permanent link to this version.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)
AMD EPYC "Rome"
General information
LaunchedTBA
Marketed byAMD
Designed byAMD
Common manufacturer
Architecture and classification
Technology node7 nm
MicroarchitectureZen 2 (microarchitecture)
Instruction setAMD64/x86-64, MMX(+), SSE1, SSE2, SSE3, SSSE3, SSE4a, SSE4.1, SSE4.2, AES, CLMUL, AVX, AVX2, FMA3, CVT16/F16C, ABM, BMI1, BMI2, SHA
Physical specifications
Cores
  • ≤ 64 cores/128 threads (128 cores/256 threads on dual socket systems)
Products, models, variants
Brand name
  • EPYC "Rome"
History
PredecessorEPYC