Digital clock manager
Appearance
![]() | This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages)
|
A digital clock manager (DCM) is an electronic component available on some FPGAs (notably ones produced by Xilinx). A DCM is useful for manipulating clock signals inside the FPGA, and to avoid clock skew which would introduce errors in the circuit.
Uses of DCM
DCMs have the following applications:[1]
- Multipling or dividing an incoming clock (which can come from outside the FPGA or from a Digital Frequency Syntetizer [DFS][citation needed]).
- Making sure the clock has a steady duty cycle.
- Adding a phase shift with the additional use of a Delay-locked loop.
- Eliminating clock skew within an FPGA design.
See also
References
- ^ "Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs" (PDF). 070804 xilinx.com