Jump to content

Process–architecture–optimization model

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Oranjelo100 (talk | contribs) at 02:27, 23 March 2018 (Created page with ' '''Process–architecture-optimization''' is a prcoessor development model adopted in 2016 by Intel. Under this model, every die shrink is followed by a...'). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Process–architecture-optimization is a prcoessor development model adopted in 2016 by Intel. Under this model, every die shrink is followed by a microarchitecture change and then by an optimizaton.[1]