This is an old revision of this page, as edited by AnomieBOT(talk | contribs) at 23:05, 9 April 2017(Dating maintenance tags: {{Update}}). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.Revision as of 23:05, 9 April 2017 by AnomieBOT(talk | contribs)(Dating maintenance tags: {{Update}})
This article needs to be updated. Please help update this article to reflect recent events or newly available information.(April 2017)
This article's factual accuracy may be compromised due to out-of-date information. Please help update this article to reflect recent events or newly available information.(April 2017)
This article is missing information about Error: you must specify what information is missing.. Please expand the article to include this information. Further details may exist on the talk page.(April 2017)
Tile processors are multicore or manycore chips that contain one-dimensional, or more commonly, two-dimensional arrays of identical tiles. Each tile comprises a compute unit (or a processing engine or CPU), caches and a switch. Tiles can be viewed as adding a switch to each core, where a core comprises a compute unit and caches.
In a typical Tile Processor configuration, the switches in each of the tiles are connected to each other using one or more mesh networks.[1] The TileraTILEPro64, for example, contains 64 tiles. Each of the tiles comprises a CPU, L1 and L2 caches, and switches for several mesh networks.
