SHA instruction set
 | This article needs to be updated. (March 2017) |
| This article's factual accuracy may be compromised due to out-of-date information. (March 2017) |
 | This article is missing information about Error: you must specify what information is missing.. (March 2017) |
Intel SHA Extensions are set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. Introduced on Intel Goldmont microarchitecture.
AMD added support in their processors for these instructions starting with Ryzen.[1]
There are seven new SSE-based instructions, four supporting SHA-1 and three for SHA-256:
SHA1RNDS4,SHA1NEXTE,SHA1MSG1,SHA1MSG2SHA256RNDS2,SHA256MSG1,SHA256MSG2
References
External links
- New Instructions Supporting the Secure Hash Algorithm on Intel® Architecture Processors
- Intel Instruction Set Architecture Extensions
- "Intel Architecture Instruction Set Extensions Programming Reference" (PDF). Archived from the original (PDF) on 2013-09-29., Chapter 8
 | This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |