Template:Programmable logic

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by PanosNB (talk | contribs) at 13:34, 31 March 2016 (Added Verilog-to-Routing link). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

v t e Programmable logic
Concepts	ASIC SOC FPGA Logic block CPLD EPLD PLA PAL GAL Reconfigurable computing Xputer Soft microprocessor Circuit underutilization
Languages	Verilog A AMS VHDL AMS VITAL SystemVerilog DPI SystemC AHDL Handel-C PSL UPF PALASM ABEL CUPL OpenVera C to HDL Flow to HDL MyHDL JHDL ELLA
Companies	Accellera Actel Achronix AMD Aldec Altera Atmel Cadence Cypress Duolog Forte Intel Lattice National Mentor Graphics Microsemi Signetics Synopsys Magma Virage Logic Texas Instruments Tabula Xilinx
Products	Template:Navbox subgroup

Retrieved from "https://en.wikipedia.org/w/index.php?title=Template:Programmable_logic&oldid=712852978"