Digital clock manager
 | This article provides insufficient context for those unfamiliar with the subject. (July 2015) |
 | This article contains instructions or advice. (July 2015) |
A digital clock manager (DCM) is a feature available on some FPGAs (notably ones produced by Xilinx), for manipulating clock signals by: [1]
- Multipling or dividing an incoming clock (DFS).
- Reconditioning a clock for a steady duty cycle duty cycle.
- Adding a phase shift using a Delay-locked loop
- Eliminating clock skew within an FPGA design.
See also
References
- ^ "Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs" (PDF). 070804 xilinx.com
 | This computing article is a stub. You can help Wikipedia by expanding it. |