Jump to content

Atomic layer etching

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Fivemack (talk | contribs) at 20:44, 29 May 2015 (Created page with ''''Atomic layer etching''' is an emerging technique in semiconductor manufacture, in which a sequence alternating between se...'). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Atomic layer etching is an emerging technique in semiconductor manufacture, in which a sequence alternating between self-limiting chemical modification steps which affect only the top atomic layers of the wafer, and etching steps which remove only the chemically-modified areas, allows the removal of individual atomic layers. This is a better-controlled process than reactive ion etching, though the issue with commercial use of it has been throughput; sophisticated gas handling is required, and removal rates of one atomic layer per second are around the state of the art [1].

The equivalent process for depositing material is atomic layer deposition; this is substantially more mature, having been used by Intel for high-κ dielectric layers since 2007.

References

  1. ^ "Atomic Layer Etch now in Fab Evaluations". 2014-08-04.

Overview of atomic layer etching in the semiconductor industry