Jump to content

Property Specification Language

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by 194.236.113.102 (talk) at 21:03, 28 June 2004. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Property Specification Language is a language standardized by Accellera for specifying properties or assertions about hardware designs. It comes in two flavors, one for VHDL and one for Verilog.

More information is available at

Retrieved from "https://en.wikipedia.org/w/index.php?title=Property_Specification_Language&oldid=6584063"