Jump to content

Simple Bus Architecture

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by 14.97.117.83 (talk) at 17:15, 24 March 2014. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
SBA Master code example
SBA Master IP Core Interface
SBA Slave IP Core Interface
SBA Address Space IP Core Interface

The Simple Bus Architecture[1] (SBA) is a form of computer architecture, made up software tools and intellectual property cores (IP Core) interconnected by buses set through simple and clear rules, that allow the implementation of an embedded system (SoC); additionally, basic templates are provided to achieve a rapid design. Its structure gives it an inherent educative value. The VHDL code that implements this architecture is highly portable.

Master core

The master core is developed as a special state machine and has the ability to perform basic data flow and processing, similar to a microprocessor but without the high consumption of its logic resources.

Wishbone

The SBA is an application and simplified version of the Wishbone[2] specification. The SBA implements the minimum essential subset of Wishbone signals interface, and can be easily connected with simple Wishbone IP Cores. The SBA defines three types of cores: masters, slaves and auxiliaries. Several slaves IP Cores were developed following the SBA architecture, many of them to implement virtual instruments.

References

  1. ^ SBA Bus Architecture home page [online] http://sba.accesus.com
  2. ^ OpenCores. (2011) “Wishbone, Revision B.4 Specification.” [Online]. http://opencores.org/opencores,wishbone