Fast interrupt request
This article may meet Wikipedia's criteria for speedy deletion because in its current form it serves only to promote or publicise an entity, person, product, or idea, and would require a fundamental rewrite in order to become encyclopedic. However, the mere fact that a company, organization, or product is a page's subject does not, on its own, qualify that page for deletion under this criterion. This criterion also does not apply where substantial encyclopedic content would remain after removing the promotional material as deletion is not cleanup; in this case please remove the promotional material yourself, or add the {{advert}} tag to alert others to do so. See CSD G11.
If this article does not meet the criteria for speedy deletion, or you intend to fix it, please remove this notice, but do not remove this notice from pages that you have created yourself. If you created this page and you disagree with the given reason for deletion, you can click the button below and leave a message explaining why you believe it should not be deleted. You can also visit the talk page to check if you have received a response to your message. Note that this article may be deleted at any time if it unquestionably meets the speedy deletion criteria, or if an explanation posted to the talk page is found to be insufficient.
Note to administrators: this article has content on its talk page which should be checked before deletion. Administrators: check links, talk, history (last), and logs before deletion. Consider checking Google.This page was last edited by Wgolf (contribs | logs) at 03:41, 10 February 2014 (UTC) (11 years ago) |
ARM supports two types of interrupts: fast interrupt requests (FIQs), for fast, low latency interrupt handling and interrupt requests (IRQs), for more general interrupts[1][2].
An FIQ takes priority over an IRQ in an ARM system. Also, only one FIQ source at a time is supported. This helps reduce interrupt latency as the interrupt service routine can be executed directly without determining the source of the interrupt. A context save is not required for servicing FIQ since it has its own set of banked registers. This reduces the overhead of context switching.[3]
References
1. AMBA Design Kit Technical Reference Manual, https://infocenter.arm.com/ 2. Computers as Components: Principles of Embedded Computing System Design, 3rd edition, https://www.marilynwolf.us/CaC3e/