Jump to content

Forte Design Systems

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by 2001:558:6045:8c:5de1:ee48:f3f8:5658 (talk) at 08:41, 26 December 2013 (Product). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
Forte Design Systems
Company typePrivate
Founded1 January 2001 Edit this on Wikidata
HeadquartersSan Jose, California, USA
Key people
  • Sean Dart, CEO/Chairman
  • John Sanguinetti, CTO and founder
  • Brett Cline, VP of Marketing and Sales
Websitewww.forteds.com

Forte Design Systems, Inc. Forte is a provider of high-level synthesis (HLS) software products, also known as electronic system-level (ESL) synthesis or behavioral synthesis that enable design at a higher level of abstraction[clarification needed]. Forte's main product is Cynthesizer.

History

The company was founded in 1998 as C2 Design Automation by John Sanguinetti and a team of engineers. In 2000, it merged with Chronology (founded in 1990) to become Forte Design Systems.

Management team

  • Sean Dart, President and Chief Executive Officer
  • John Sanguinetti, CTO and Founder
  • Brett Cline, VP of Marketing and Sales
  • Mike Meredith, VP of Technical Marketing

Product

Cynthesizer is a high-level synthesis product that allows design teams to create complex electronic systems using ASICs, FPGAs and SoCs from algorithmic designs. Cynthesizer takes high-level SystemC description and automatically creates Verilog RTL code. Designers can use Cynthesizer to automatically build designs with custom interfaces and architectural requirements, retarget designs to new speeds and process technologies without code changes and supports derivative designs and reuse.

Forte and other companies in this space struggle with SystemC being an accepted standard for using C++ for designs, while SystemC is not actually very good for that (or anything really). C as a design language is equally bad since neither have any ability to natively represent the parallelism present in hardware systems. As such the use of C++ in design of hardware does nothing to reduce the complexity over (say) VHDL or SystemVerilog, and the hype has yet to match the reality.

References