Circuit design language
 | This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages)
No issues specified. Please specify issues, or remove this template. |
Circuit design language is a circuit schematic has been extracted to a CDL netlist for electronic circuit simulation.
Several vendors such as Cadence Design Systems, Calibre, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.
 | This electronics-related article is a stub. You can help Wikipedia by expanding it. |