Jump to content

Template:User verilog

From Wikipedia, the free encyclopedia
This is the current revision of this page, as edited by Hyacinth (talk | contribs) at 09:22, 19 October 2012 ({{complang|verilog|verilog}}). The present address (URL) is a permanent link to this version.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)
VerilogThis user can design chips in Verilog.