Jump to content

1 bit memory cell

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Piyushak.elec (talk | contribs) at 12:47, 9 October 2011 (CONSTRUCTION). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

1 BIT MEMORY CELL

INTRODUCTION

CONSTRUCTION

  • The basic digital memory circuit is designed by cross-coupling two NOR gates or NAND gates.

WORKING