Jump to content

Template:User verilog

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Sverre (talk | contribs) at 20:07, 15 March 2006 (Created, based on user_vhdl.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Verilog

This user can design chips in Verilog.

Retrieved from "https://en.wikipedia.org/w/index.php?title=Template:User_verilog&oldid=43936380"

User verilog