System bus model
This page is currently the subject of a deletion review. Those interested may participate in the discussion. While the discussion is in progress, this page may be edited, but do not blank, move, merge, redirect this page, or remove this notice from the page. |
 | The topic of this article may not meet Wikipedia's general notability guideline. (May 2011) |
The system bus model is a streamlined version of the von Neumann model of computer architecture.[1] Its main feature is that it interconnects the processor, memory, and I/O subsystems (the three individual subunits which the model divides the computer into) by a single bus, the system bus; which is composed of three buses each dedicated to a particular function: the data bus, address bus, and control bus.[2] The data bus is used for the transfer of data between subunits; while the address bus is used to transmit information to determine where the data should be sent.[2] The control bus is used to provide information as to how data is to be sent.[2] The system bus model also deviates from the von Neumann model by combining the arithmetic logic unit (ALU) and the central processing unit (CPU) into a single unit.[2]
References
- ^ Linda Null; Julia Lobur (2006). The essentials of computer organization and architecture (2 ed.). Jones & Bartlett Learning. ISBN 9780763737696.
- ^ a b c d Murdocca, Miles J. (2000). Principles of Computer Architecture. Prentice-Hall. p. 5. ISBN 0-201-43664-7.
{{cite book}}: Unknown parameter|coauthors=ignored (|author=suggested) (help)