Jump to content

Circuit design language

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Sumsum2010 (talk | contribs) at 03:37, 6 December 2010 (wikify as good as I can). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Circuit design language is a circuit schematic has been extracted to a CDL netlist for simulation. Several vendors such as Cadence, Calibre, and Synopsys support CDL netlists.