Jump to content

TEST (x86 instruction)

Edit links
From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Bob man801 (talk | contribs) at 06:11, 1 November 2010 (removed a |} that appered to be there for no reason at all). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

In the x86 assembly language, the TEST instruction performs a bitwise AND on two operands. The flags SF, ZF, PF, CF, OF and AF are modified while the result of the AND is discarded. There are 9 different opcodes for the TEST instruction depending on the type and size of the operands. It can compare 8bit, 16bit or 32bit values. It can also compare registers, immediate values and register indirect values.[1]

TEST opcode variations

The TEST operation sets the flags CF and OF to zero. The SF is set to the MSB of the result of the AND. If the result of the AND is 0, the ZF is set to 1, otherwise set to 0. The parity flag is set to the bitwise XNOR of the result of the AND. The value of AF is undefined.

References

  1. ^ "Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference Manual" (PDF). Retrieved 2007-10-25.
Retrieved from "https://en.wikipedia.org/w/index.php?title=TEST_(x86_instruction)&oldid=394121557"