Machine Check Architecture
 |
In computing, Machine Check Architecture (MCA) refers to a mechanism in which the CPU reports hardware errors to the operating system.
Intel's Pentium 4, Intel Xeon, P6 family processors as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and translation lookaside buffer errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.[1]
See also
- Machine Check Exception (MCE)
- High availability
- Processor Abstraction Layer
- System Abstraction Layer
References
External links
- Intel 64 and IA-32 Architectures Software Developer's Manuals
- Microsoft's article on Itanium's MCA
- A short description of x86 MCA
 | This article has not been added to any content categories. Please help out by adding categories to it so that it can be listed with similar articles, in addition to a stub category. (September 2010) |
 | This computer hardware article is a stub. You can help Wikipedia by expanding it. |