Jump to content

Interrupt vector table

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Jsmethers (talk | contribs) at 21:40, 28 January 2006 (moved Interrupt descriptor table to Interrupt vector table: use a more generic term, decriptors seem to be terminology more specific to the IA32 platform). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

The interrupt descriptor table (IDT) associates each interrupt or exception identifier with a descriptor for the instructions that service the associated event. Like the GDT and LDTs, the IDT is an array of 8-byte descriptors. Unlike the GDT and LDTs, the first entry of the IDT may contain a descriptor. To form an index into the IDT, the processor multiplies the interrupt or exception identifier by eight. Because there are only 256 identifiers, the IDT need not contain more than 256 descriptors. It can contain fewer than 256 entries; entries are required only for interrupt identifiers that are actually used.

Note that the IDT may reside anywhere in physical memory. The linear address for the base of the IDT is contained in the IDT register.

Intel® Architecture Software Developer's Manual, Volume 3: System Programming Guide