Address decoder
It is proposed that this article be deleted because of the following concern:
If you can address this concern by improving, copyediting, sourcing, renaming, or merging the page, please edit this page and do so. You may remove this message if you improve the article or otherwise object to deletion for any reason. Although not required, you are encouraged to explain why you object to the deletion, either in your edit summary or on the talk page. If this template is removed, do not replace it. This message has remained in place for seven days, so the article may be deleted without further notice. Find sources: "Address decoder" – news · newspapers · books · scholar · JSTOR Nominator: Please consider notifying the author/project: {{subst:proposed deletion notify|Address decoder|concern=Unreferenced for 3½ years, fails [[WP:V]].}} ~~~~ Timestamp: 20100428105006 10:50, 28 April 2010 (UTC) Administrators: delete |
In digital electronics, an Address decoder is a circuit that has two or more bits of an address bus as inputs and that has one or more device selection lines as outputs. When the address for a particular device appears on the address bus, the address decoder asserts the selection line for that device. A separate single-device address decoder may be incorporated into each device on an address bus, or a single address decoder may serve multiple devices. In the latter case, an address decoder with N address input bits can serve up to 2N separate devices. Several members of the 7400 series of integrated circuit are address decoders. An example is the 74154 . This address decoder has four address inputs and sixteen (i.e., 24 ) device selector outputs. An address decoder is also referred to as a "demultiplexer" or "demux," although these terms are more general and can refer to devices other than address decoders. The 74154 mentioned above can be called a "4-to-16 demux."
Address decoders are fundamental building blocks for systems that use buses. They are represented in all integrated circuit families and processes and in all standard FPGA and ASIC libraries. They are discussed in introductory textbooks in digital logic design.
External links