Jump to content

Reconfigurable supercomputing

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Rainier34 (talk | contribs) at 16:44, 31 December 2005. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Reconfigurable Supercomputing stands for a new direction in Supercomputing, where Reconfigurable Computing are adopted by supercomputing, like including FPGAs. From FPGA usage as accelerators, speed-up factors by up to two orders of magnitude are reported, as well as floor space requirements and electricity invoice amounts reduced by one order of magnitude. Algorithmic cleverness is the secret of success, based on software to configware migration mechanisms, striving away from memory-cycle-hungry instruction-stream-based computing paradigms and from memory-cycle-hungry data accesses. The main hurdle on the way to heart-stopping new horizons of cheap highest performance are CS-related educational deficits causing the configware / software chasm and a methodology fragmentation beween the different cultures of application domains. New directions in CS-related curricula are needed which are focused on a dual paradigm aproach.