Jump to content

Design layout record

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by SmackBot (talk | contribs) at 23:17, 4 October 2009 (Date maintenance tags and general fixes). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

A Design Layout Record (also called by its acronym, DLR) is used in the telecommunication industry and is used to describe the detailed design path of a completed telecommunications circuit, including all facilities from one end of the circuit to the other far end.

It may be detailed enough to include any location, floor, row, rack, panel and port or simply refer to another previously engineered circuit. In its design, its pieces may be composed of physical or virtual circuits. As an example, a physical facility would include a panel, rack and port. While a virtual facility may be a channel on a channelized circuit, such as a T1 on a previously engineered DS3.