Jump to content

Circuit design language

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Xezbeth (talk | contribs) at 16:48, 5 August 2009 (Circuit design language(CDL): adding tags and other general fixes, added uncategorised tag, added stub tag, added [[:Category:D using AWB). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Circuit design language(CDL)

(Definition needs to be added here) A circuit schematic can extracted to a CDL netlist for simulation. Several vendors such as Cadence, Calibre, and Synopsys support CDL netlists.