Jump to content

Embedded Supercomputing

Edit links
From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Ashishmeena (talk | contribs) at 13:28, 19 March 2009 (have created a new page and still updating and correcting). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Embedded Supercomputing [1] a relatively new solution for handling fine grained and coarse grained parallelism to speed-up of the parallel application.

Basically Embedded Supercomputing is a hybrid network of CPU and FPGA hardware Where FPGA acts as external co-processor to CPU, however the programming model still evolving.


Embedded Supercomputing
Embedded Supercomputing


References

  1. ^ AVerentziotis, Evangelos (MARCH 2002). The EFTOS Approach to Dependability in Embedded Supercomputing. {{cite book}}: Check date values in: |year= (help); line feed character in |title= at position 48 (help)CS1 maint: year (link)
Retrieved from "https://en.wikipedia.org/w/index.php?title=Embedded_Supercomputing&oldid=278324125"