Jump to content

Embedded Supercomputing

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Ashishmeena (talk | contribs) at 13:24, 19 March 2009 (Created page with 'Embedded Supercomputing <ref> {{cite book | title=The EFTOS Approach to Dependability in Embedded Supercomputing | last=Deconinck| first=Geert | last=De Florio| fir…'). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Embedded Supercomputing [1] a relatively new solution for handling fine grain FPGA) and cores grain (Supercomputers & clusters) parallelism and speed up of the parallel application.

Basically Embedded Supercomputing is a hybrid network of CPU and FPGA hardware Where FPGA acts as external co-processor to CPU, however the programming model still evolving.


Embedded Supercomputing
Embedded Supercomputing


References

  1. ^ AVerentziotis, Evangelos (MARCH 2002). The EFTOS Approach to Dependability in Embedded Supercomputing. {{cite book}}: Check date values in: |year= (help); line feed character in |title= at position 48 (help)CS1 maint: year (link)