Jump to content

Static timing analysis

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Revanta (talk | contribs) at 19:59, 26 August 2005. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Static Timing Analysis provides a method to verify timing specifications and constraints for a logically correct design. This determines the likelihood that hardware will operate at a given cycle time, or clock frequency.

Most static timing tools verify that signals propagating through the design between IOs and Storage Elements arrive in time at their destination based on specified timing constraints.


See Also