OpenSPARC
OpenSPARC is an open source hardware project started in December 2005. The initial contribution to the project was Sun Microsystems' Register transfer level (RTL) Verilog code for a full 64-bit, 32-thread microprocessor, the UltraSPARC T1 processor. On 21 March 2006, Sun released the source code to the T1 IP core under the GNU General Public License.
On 7 August 2007, Sun announced that the UltraSPARC T2 processor's RTL will also be made available via the OpenSPARC project.
See also
- LEON
- OpenRISC
- S1 Core (a derived single-core implementation)
- SPARC (Scalable Processor ARChitecture)
- Field-programmable gate array
External links
- OpenSPARC community site
- OpenSPARC information site
- T1 Source code
- T1 Specification
- Open Directory: Computers: Hardware: Components: Processors: SPARC: Open Source
 | This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |
 | This computer hardware article is a stub. You can help Wikipedia by expanding it. |