Jump to content

32-bit computing

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by 212.104.156.42 (talk) at 05:45, 5 September 2002. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

A term applied to processors, and computer architectures where the databus is 32 bits wide. It is also a term given to a generation of computers where 32-bit processors where the norm.