Jump to content

System bus model

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Chrislk02 (talk | contribs) at 19:39, 26 February 2008 (first draft. still need to add references and finish article.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

This article is actively undergoing a major edit for a little while. To help avoid edit conflicts, please do not edit this page while this message is displayed.
This page was last edited at 19:39, 26 February 2008 (UTC) (17 years ago) – this estimate is cached, update. Please remove this template if this page hasn't been edited for a significant time. If you are the editor who added this template, please be sure to remove it or replace it with {{Under construction}} between editing sessions.

The 'System bus model is a streamlined version of the Von Neumann model of computer architecture. The System bus models divides the computer into three individual subunits whoch are the CPU, memory and Input/Output. THe system bus model deviates from the von Neumann model by combining the Arithmetic logic unit(ALU) and the Central processing unit(CPU) into a single unit.

Communications

A key feature of the System bus model is

Retrieved from "https://en.wikipedia.org/w/index.php?title=System_bus_model&oldid=194232446"

Hidden category:

Pages actively undergoing a major edit