Jump to content

Complementary Pass-transistor Logic

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by SmackBot (talk | contribs) at 18:03, 10 October 2007 (Standard headings &/or gen fixes.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Complementary Pass-transistor Logic refers to a CMOS-type logic family which is designed for certain advantages. It is part of the larger family of CMOS with transmission gates, or CMOSTG. It is common to use this logic family for multiplexers and latches.

CPL uses pass-transistors to select between possible inverted output values of the logic, the output of which drives an inverter to generate the non-inverted output signal. Since inverted and non-inverted inputs are needed to drive the gates of the pass-transistors, the complement of the logic also needs to exist which selects between the possible non-inverted output values and then drives an inverter with that to generate an inverted version of the output.

See also

Logic families

References

  • Weste and Harris, CMOS VLSI Design, Third Edition (ISBN 0-321-14901-7; ISBN 0-321-26977-2 (international edition))