Jump to content

Multi-level cell

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by StrafeGuy (talk | contribs) at 15:23, 23 July 2007 (MLC NAND flash description - initial document). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

MLC NAND flash is a non-volatile memory technology using multiple levels per cell to allow more bits to be stored as opposed to SLC NAND flash technologies, which use a single level per cell. Currently, most MLC NAND stores four states per cell, so the four states yeild two bits of information per cell. This reduces the amount of margin seperating the states and results in the possiblity of more errors.

MLC NAND has the benefit of being cheaper due to the denser storage method used, but software complexity can be increased to compensate for a larger BER.

The higher BER requires an algorithm that can correct errors up to five bits and detect the condition of more than five bad bits. The most commonly used algorithm is Bose-Chaudhuri-Hocquenghem (BCH).

References

Retrieved from "https://en.wikipedia.org/w/index.php?title=Multi-level_cell&oldid=146544380"