Jump to content

Design layout record

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by Utcursch (talk | contribs) at 16:46, 13 July 2007 (stub). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

A Design Layout Record (also called DLR) is the detailed design path of a completed circuit, including all facilities from one end of the circuit to the other far end.

It may be detailed enough to include the location, floor, row, rack, panel and port or simply refer to another previously engineered circuit. In it's design, it's pieces may be physical or virtual.