Jump to content

VHDL-VITAL

From Wikipedia, the free encyclopedia
This is the current revision of this page, as edited by Jmertel23 (talk | contribs) at 21:54, 21 October 2024 (–{{Stub}}, +{{Comp-eng-stub}} using StubSorter). The present address (URL) is a permanent link to this version.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References

[edit]
  1. ^ "VHDL - VITAL". www.vhdl.renerta.com. Archived from the original on 2011-10-22.