Jump to content

Digital clock manager

From Wikipedia, the free encyclopedia
This is the current revision of this page, as edited by Jlwoodwa (talk | contribs) at 03:42, 19 June 2024 (more specific stubcat). The present address (URL) is a permanent link to this version.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

A digital clock manager (DCM) is an electronic component available on some field-programmable gate arrays (FPGAs) (notably ones produced by Xilinx). A digital clock manager is useful for manipulating clock signals inside the FPGA, and to avoid clock skew which would introduce errors in the circuit.

Uses

[edit]

Digital clock managers have the following applications:[1]

  • Multiplying or dividing an incoming clock (which can come from outside the FPGA or from a Digital Frequency Synthesizer [DFS][citation needed]).
  • Making sure the clock has a steady duty cycle.
  • Adding a phase shift with the additional use of a delay-locked loop.
  • Eliminating clock skew within an FPGA design.

See also

[edit]

References

[edit]
  1. ^ "Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs". xilinx.com