Template:Computer architecture bit widths

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by IT-Compiler (talk | contribs) at 14:23, 26 August 2022 (MSP430X does have 20 Bit wide Registers and allows 1 MiB addressable memory). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Computer architecture bit widths
Bit
1 2 4 8 12 16 18 20 24 26 28 30 31 32 36 40 45 48 60 64 128 256 512 bit slicing
Application
8 16 32 64
Binary floating-point precision
16 (×½) 24 32 (×1) 40 64 (×2) 80 128 (×4) 256 (×8)
Decimal floating-point precision
32 64 128
v t e