Single-cycle processor
A single cycle processor is a processor that carries out one instruction in a single clock cycle.[1]
See also
- Reduced instruction set computer, a processor implementing a small instruction set
- Complex instruction set computer, a processor implementing a large instruction set
- DLX, a very similar architecture designed by John L. Hennessy (creator of MIPS) for teaching purposes
- MIPS architecture, MIPS-32 architecture
- MIPS-X, developed as a follow-on project to the MIPS architecture
References
- ^ Harris (2016). Digital Design and Computer Architecture ARM Edition. Elsevier. sec. 7.3. ISBN 978-0-12-800056-4.
External links
The Wikibook Microprocessor Design has a page on the topic of: Single Cycle Processors
 | This computing article is a stub. You can help Wikipedia by expanding it. |