Jump to content

Behavioral modeling in computer-aided design

From Wikipedia, the free encyclopedia
This is an old revision of this page, as edited by CompX99 (talk | contribs) at 09:47, 3 February 2007 (created this page, previously named, 'behavioral modeling' and a disambigation page for behavioral modeling). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

In computer-aided design, behavioral modeling is a high-level circuit modeling technique where behavior of logic is modeled.

The Verilog-AMS and VHDL-AMS languages are widely used to model logic behavior.

Other modeling approaches

  • RTL Modeling : logic is modeled at register level.
  • Structural Modeling : logic is modeled at both register level and gate level.

References

Analog Behavioral Modeling with the Verilog-A Language by Dan FitzPatrick, Ira Miller.