Jump to content

MOS Technology 6502: Revision history


For any version listed below, click on its date to view it. For more help, see Help:Page history and Help:Edit summary. (cur) = difference from current version, (prev) = difference from preceding version, m = minor edit, → = section edit, ← = automatic edit summary

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)

25 May 2025

12 May 2025

  • curprev 02:4502:45, 12 May 2025 RastaKins talk contribs 120,521 bytes −1 Detailed behavior: Negative-logic wired-OR looks looks the same as positive-logic wired-AND. NMI is falling-edge sensitive which would be negative logic. Wired-OR NMI could be possible if it can be guaranteed that multiple interrupt sources cannot be active simultaneously. undo

11 May 2025

5 May 2025

1 May 2025

27 April 2025

25 April 2025

24 April 2025

20 April 2025

16 April 2025

5 April 2025

30 March 2025

25 March 2025

17 March 2025

6 March 2025

21 February 2025

7 February 2025

6 February 2025

31 January 2025

27 January 2025

20 January 2025

9 January 2025

20 December 2024

17 December 2024

11 December 2024

6 December 2024

19 November 2024

18 November 2024

17 November 2024

15 November 2024

13 November 2024

25 October 2024

14 October 2024

22 September 2024

9 September 2024

4 September 2024

1 September 2024

31 August 2024

19 August 2024

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)